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The characteristics for a MFSFET (metal-ferroelectric-semiconductor field
effect transistor) is very different than a conventional MOSFET and must be
modeled differently. The drain current has a hysteresis shape with respect
to the gate voltage. The position along the hysteresis curve is dependent on
the last positive or negative polling of the ferroelectric material. The drain
current also has a logarithmic decay after the last polling. A model has been
developed to describe the MFSFET drain current for both gate voltage on
and gate voltage off conditions. This model takes into account the
hysteresis nature of the MFSFET and the time dependent decay. The model
is based on the shape of the Fermi-Dirac function which has been modified
to describe the MFSFET's drain current. This is different from the model
proposed by Chen et. al.t_l and that by Wu t21.
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INTRODUCTION
Several Integrated Circuits containing PZT channel metal-
ferroelectric-semiconductor field effect transistors (MFSFET) were obtained
from Radiant Technologies Incorporated located in Albuquerque, New
Mexico. The transistors were fabricated from silicon but have the channel
fabricated from thin film PZT. This allows the gate to source voltage to
either open or close the channel. The channel will remain opened or closed
even after the gate to source voltage is removed. These transistors were
characterized by recreating a circuit and reproducing the data as described in
a correspondence from Radiant Technologies in April, 1993 E51c61.
J
TESTING THE MFSFET
Test Setup
The tests were performed by setting up the circuit shown in Figure 1.
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+
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_ MFSFET
FIGURE I. Ferroelectric Field Effect Transistor Test Setup
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With the Drain to Source voltage held constant, a series of pulses
were sent to the Gate of the MFSFET. To establish the initial conditions, a
-8.0 volt polling pulse was applied. This polling pulse saturated the
ferroelectric channel in the open position. The Gate pulses started at 0.0
volts and was increased by 0.50 volts until the pulses reached +8.0 volts.
The amplitude of the pulses was then decreased by 0.50 volts until 0.0 volts
was again reached. Then a +8.0 polling pulse was applied. This polling
pulse place the ferroelectric channel into saturation with the channel closed.
Negative pulses were then applied every 0.50 volts from 0.0 volts to -8.0
yolts and back to 0.0 volts. Figure 2 shows the series of pulses that were
applied to the MFSFET Gate.
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0.0 VOLTS
- 8.0 VOLTS
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FIGURE 2 Pulse Pattern Sent to MFSFET Gate
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Whentheswitch is thrownapplyingvoltageto theGate, a readingis
madeof thechannelcurrent. This is describedasthe"On" currentbecause
it is thecurrentflowing whentheMFSFET is activelybeoperated.The
switchis thenclosed,removinganyvoltageto theGate(the i0 megaohm
resistorinsuresthattheGateandSourceareatthesamevoltagewhenthe
switch is open). A secondreadingof channelcurrentis thenmade. This
currentis describedasthe"Off' currentbecausethe transistoris not
actively beingoperated.This "Off" curren'_will continueto flow aslongas
a voltageis appliedfrom theDrainto theS,_urce.
TheDrain to Sourcevoltageis nominallysetat0.4 volts. To
characterizetheeffectsof Drain to Source,.oltageonchannelpolarization
retention,thevoltagewasvariedfrom 0.1 v:9ltsto 0.5volts. After theDrain
to Sourcevoltagewasset,thegatewaspul._edwith pulsesin thesame
manneraswasdoneto characterizetheeffectsof Gatevoltage. Figure3
showstheeffectsof varying theDrain to Sourcevoltageon theMFSFET
transistor.
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Measured Drain Current for Different Drain-Source Voltages
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Figure 3 Ferroelectric MFSFET Characterization Data Resulting from
Variation in Drain to Source Voltage
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Remnant Current Retention
The ferroelectric transistor must be able to store data for long
periods of. time. To measure the polarization retention characteristics of the
MFSFET, measurements were made of the channel current over long
periods of time. The channel was set to the open state by sending a -8.0 volt
pulse to the Gate. This causes the ferroelectric channel to be saturated. The
voltage to the Gate is removed and the current is measured for up to 7000
seconds. Figure 4 shows the retention data for the ferroelectric MFSFET.
R emnant Drain Current After a -8.0 Vgs
Pulse with Vds=0.4 Volts
4.54
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4
Figure 4 Ferroelectric MFSFET Remnant Current Data
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The MFSFETretentiondatashowsthatthedegradationof theDrain
currentis linearwith the logarithmof time. Therelationshipcanbegiven
by theequation:
ID = A - B log (time) (l)
Where:
ID = the current flowing through the Drain
A = the initial current flow through the Drain
. B = the coefficient that gives the rate of current decay
Using the least squares method of data reduction the coefficients A
and B can be calculated. Table 1 shows the calculation of A and B for the
transistor at room temperature with Vds at 0.4 volts.
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N
1
2
3
4
5
6
7
N=7
A
4.942
Time (s) ID (mA) Log (t) Log (t) 2 Log (t)*ID
1 4.89 0 0 0
10 4,56 1 1 4,56
100 4.06 2 4 8.12
500 3,79 2.69897 7,284441 10.2290963
1000 3.6 9 10.8
3,47
3
3.30103 10.89682000 11,4545741
4000 3,32 3.60206 12.9748 11.9588392
Sum: 27.69 15.6021 45,1561 57.1225096
JDave = 3.95571
B
- 0.44261
IDest
4,942226
4,499619
4.057012
3,747643
3.614405
3.481167
3.347929
Sum:
rss
0.00273
0.00365
8.9E-06
0.00179
0,00021
0,00012
O,OO078
tss
0,87289
0.36516
0,01088
0,02746
0.12653
0,23592
0,40413
R2:(tss-rs_/tss
0.99545334
27.69 0.0093 2.04297143
Table 1 Calculation of retention Coefficients for Ferroelectric Field
Effect Transistors
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MODELING OF THE MFSFET
There are two types of standard Field Effect transistors;
•Enhancement mode and Depletion mode. An Enhancement mode MFSFET
allows no current to flow between the source and the drain when the gate
voltage is zero. As the gate voltage increases from zero, the source drain
current increases until it is saturated. A Depletion mode MOSFET allows
current to flow between the source and drain when the gate voltage is zero.
As the gate voltage increases from zero, the source-drain current is pinched
off until it reaches zero. The ferroelectric MFSFET acts as both an
enhancement mode and a depletion mode transistor. If the gate has received
a negative pulse, negative polled, then the MFSFET will act as depletion
mode transistor. If the MFSFET has received a positive pulse, positive
polled, it will behave as an enhancement mode MOSFET.
Two separate models must be used to characterize an MFSFET, one
enhancement mode model and a depletion mode model.
The first attempt to model the MFSFET was to use the standard
MOSFET model. For a depletion mode MOSFET, Boylestad TMgives the
equation for the drain current
(2)
Where
[D = drain current
IDSS = the drain-source current with the gate and source shorted
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Vcs = the gate source voltage
Vp. = the pinch-off voltage where ID equals 0
This equation yields a the following curve depicting drain current versus
gate voltage.
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FIGURE 5 Drain current from Standard MOSFET Model
This curve does not fit the MFSFET drain current curve at all. Even
though the MFSFET is structurally very similar to a standard MOSFET, the
current characteristics are very different. A different type of equation is
needed to model the MFSFET. The equation that has the most similar
shape to the MFSFET is the Fermi-Dirac function. This function describes
the distribution of electrons at different energy levels. Lo [41gives the Fermi-
Dirac function as
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f(E) - e(E_er)r + i (3)
Where
f(E) = the probability of finding an electron at Energy E at
Temperature T
Ee = called the Fermi level for a particular electron shell
T = the absolute temperature in Kelvin
The use of this equation to describe the drain current in an MFSFET is only
bec.ause of its shape and not because drain current is related to the
distribution of electrons within an atom's energy shells. The Fermi-Dirac
function must be changed to be used to model the MFSFET. The following
equation was created to model the MFSFET drain current with the gate
voltage ON.
and
Iosar - B * Log(tO
Io = e _(vp-v_'" + 1 (4)
Iosar - B * Log(tO
to = (5)
e _iv,,-v,) + 1
when the gate voltage is OFF.
Where
ID = the drain current
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[DSAT = the value for the drain current when the MFSFET is
saturated
B = the decay coefficient
tt = the time in seconds since the last polling
Vgs = the gate to source voltage
Vp = the gate voltage at which half of the saturation current is
achieved (Each MFSFET has two Vp's one for the negatively polled
current and one for the positively polled current thus giving the
hysteresis characteristic.)
k = a constant that defines the rate of change of the function
For the MFSFET in this research, the following values for the
variables are used to model the drain current.
For the gate voltage ON
Vp = 2.5 V for positively polled
Vp = -0.5 V for negatively polled
k= 1.7
IDSAT = 9.0 uA for Vds= 0.5 V
7.2 uA for Vds= 0.4 V
5.3 uA for Vds= 0.3 V
3.5 uA for Vds= 0.2 V
1.8 uA for Vds= 0.1 V
For the model with the gate voltage OFF
Vp = -4.2 V for positively polled
Vp = 1.5 V for negatively polled
k=l.7
IDSAT = 6.5 uA for Vds= 0.5 V
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5.2 uA for Vds= 0.4 V
4.0 uA for Vds= 0.3 V
2.5 uA for Vds= 0.2 V
1.2 uA for Vds= 0.1 V
ti= 1 second if immediately after polling
or
tl is increased by 20 seconds for each measurement
Using the above values for the drain current model yields the
following curves shown in figures 6 and 7.
Model of Drain Current for MFSFET withthe Gate
i, ........__......._--vo...,v_
-6----4----2-- 0 2 4 6 8
Vgs (Volts)
Id (u_)
-8
FIGURE 6 Predicted Drain Current'using MFSFET Model (Gate ON)
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Model of Drain Current for MFSFET with Gate Voltage
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HGURE 7 Predicted Drain Current using MFSFET Model (Gate OFF)
When these curves are compared with the observed data in Figure 3, the
predicted drain current is very close the measured data. The Data used to
create the MFSFET model is shown in Table 2.
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Vgs td=.5 Id=.4 1(::1=.3 ld=.2 Id=,l k
0 5.495 4.396 3.382 2.113 1.015 1.7
1 3.892 3.113 2.396 1.497 0.719 1.7
2 1.622 1.297 0.998 0.624 0.299 1.7
3 0.386 0.309 0.238'0.148 0.071 1.7
4 0.074 0.059 0.0461 0.028 0.014 1.7
5 0.017 0.014 0.01 0.006 0.003 1.7
6 0.003 0.002 0.002 0.001 6E-04 1.7
Delay
Vp Idsqr ,5 0.4 0.3 0.2 0.1 time
1.5 5.924 4.739 3.646 2.278 1.094 11
1.5 5.556 4.444 3.419 2.136 1.026 51
1.5 5.417 4333 3.334 2.083 1 91
1,5 5.329 4.263 3.28 2.049 0.984 131
1,5 5.265 4.212 3.241 2.024 0.972 171
1,5 6.5 5.2 4 2.5 1.2 1
1.5 6.5 5.2 4 2.5 1.2 1
7 6fi-04 5E-04 3E-04 2E-04 1E-04 1.7 1.5 6.5 5.2 4 2.5 1.2 1
8 1E-04 8E-05 6E-05 4E-05:2E-05 1.7 1.5 6.5 5.2 4 2.5 1.2 1
7 3E-08 3E-08 2E-08 1E-08i 6E-09 1.7 -4.2 6.5 5.2 4 2.5 1.2 1
6 2E-07 2E-07 1E-07 7E-081 4E-08 1.7 -4.2 6.5 5.2 4 2.5 1.2 1
5 1E-06 8E-O716E-07 4E-07 2E°07 1,7 -4.2 6.5 5.2 4 2.5 1.2 1
4 5E-06 4E-O6_3E-06 2E-06 9E-07 1.7 -4.2 5.769 4.615 3.55 2.218 1.065 21
3
2
1
0
-1
-2
-3
-4
-5
-6
-7
-8
-7
-6
-5
-4
-3 5.442 4.353 3.35 2.092 1.005 1.7
-2 5.334 4.267 3.283 2.051 0.985 1.7
-1 5.205 4.164 3,204 2.001 0.961 1.7
0 4.848 3.878 2.984 1.864 0.895 1.7
3E-05 2F:-05 2E-05 1E-05 5E-06 1.7 -4.2 5.513 4.41 3.393 2.12 1.018: 61
1E-04 1E-04 9E-05 5E-05 3E-05 1.7 -4,2 5.392 4.313 3.319 2.073 0.996 101
8E-04 6E-04 5E-04 3E-04 1E-04 1.7 -4.2 5.311 4.249 3.269 2.042 0.981 141
0.004 0.003 0,003 0.002 8E-04 1.7 -4.2 5.252 4.201 3.232 2.019 0.97 181
0.022 0.018 0.014 0.009 0.004 1.7 -4.2 5.204 4.162 3.203 2.001 0.961 221
0.12 0.096 0.074 0.046 0.022 1.7 -4.2 5.164 4.13 3.178! 1.985 0.954! 261
0.59 0.472 0.363 0.227 0.109 1.7 -4,2 5.129 4.103 3.157= 1.972 0.9471 301
2.12 1.696 1.305 0.815 0.392 1.7 -4.2 5.099 4.079 3.139 1.961 0.9421 341
5.172! 4.138 3.183 1.989 0.955 1.7 -4.2
6.209 4.967 3.821 2.388 1.146 1.7 -4.2
6.445 5.156 3.966 2.479 1.19 1.7 -4.2
6.49 5.192 3.994 2.496 1.198i 1.7 -4.2
6.5 5.2 4 2.5 1.2 1.7 1.5
6.5 5.2 4 2.5 1.2 1.7
6.5 5.2 4 2.5 1.2 1.7
5.608 4.486 3.451 2.156 1.035 1.7
6.5 5.2 4 2.5 1.2 1
6.5 5.2 4 2.5 1.2 1
6.5 5.2 4 2,5 1.2 1
6.5 5,2 4 2.5 1.2 1
6.5 5.2 4 2.5 1.2 1
1.5 6.5 5.2 4 2.5 1.2 1
1.5 6.5 5.2 4 2,5 1.2 1
1.5 5.608 4._6 3.452 2.156 1.035 41
1.5 5.445 4.355 3.351 2.093 1.005 81
1,5 5.348 4.278 3.292 2.056 0.988 121
1.5 5.28 4.223 3.25 2.03 0.975 161
1.5 5.226 4.181 3.217 2.009 0.965 201
TABLE 2 Data used to create MFSFET model (Gate Off)
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CONCLUSIONS
Because of the hysteresis characteristic of the MFSFET the model is
complex, but by using the modified Fermi-Dirac shaped function a very
accurate model of the MFSFET is possible.
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